

FSC-BT677F

Bluetooth 5.2 & 10dBm maximum power output Wireless MCU Module Datasheet Version 1.0



Copyright © 2013-2022 Feasycom Technology. All Rights Reserved.

Feasycom Technology reserves the right to make corrections, modifications, and other changes to its products, documentation and services at anytime. Customers should obtain the newest relevant information before placing orders. To minimize customer product risks, customers should provide adequate design and operating safeguards. Without written permission from Feasycom Technology, reproduction, transfer, distribution or storage of part or all of the contents in this document in any form is prohibited.

Revision History



Contact Us

Shenzhen Feasycom Co.,LTD

Email: sales@feasycom.com

Address: Rm 508, Building A, Fenghuang Zhigu, No.50, Tiezai Road, Xixiang, Baoan District, Shenzhen, 518102, China

Tel: 86-755-27924639, 86-755-23062695



Contents

1.	INTRODUCTION	4
2.	GENERAL SPECIFICATION	5
3.	HARDWARE SPECIFICATION	6
-		
	1 BLOCK DIAGRAM AND PIN DIAGRAM	
3.	2 PIN DEFINITION DESCRIPTIONS	7
4.	PHYSICAL INTERFACE	8
4.	1 POWER SUPPLY	8
4.	2 RESET	8
4.	3 GENERAL PURPOSE ANALOG IO	8
	4 GENERAL PURPOSE DIGITAL IO	
4.	5 SERIAL INTERFACES	
	4.5.1 UART	
4.	6 COUNTERS/TIMERS AND PWM	
	4.6.1 Timer/Counter (TIMER)	
	4.6.2 Wide Timer/Counter (WTIMER)	
	4.6.3 Ultra Low Power Wake-up Timer (CRYOTIMER)	
5.	1 Absolute Maximum Ratings	10
5.	2 RECOMMENDED OPERATING CONDITIONS	11
5.	3 GENERAL-PURPOSE I/O (GPIO)	11
6.	MSL & ESD	12
_	RECOMMENDED TEMPERATURE REFLOW PROFILE	
	MECHANICAL DETAILS	
8.	1 MECHANICAL DETAILS	14
٥	HARDWARE INTEGRATION SUGGESTIONS	15
5.		
	1 SOLDERING RECOMMENDATIONS	
	2 LAYOUT GUIDELINES (INTERNAL ANTENNA)	
9.	3 LAYOUT GUIDELINES (EXTERNAL ANTENNA)	
	9.3.1 Antenna Connection and Grounding Plane Design	
10.	PRODUCT PACKAGING INFORMATION	18
1(0.1 Default Packing	18
1(D.2 PACKING BOX(OPTIONAL)	
11.	APPLICATION SCHEMATIC	20
	······································	



1. **INTRODUCTION**

Overview

The Bluetooth low energy chip used by FSC-BT677F includes a 32-bit 80 MHz ARM Cortex-M33 microcontroller, which can provide a maximum power output of 10 dBm. The chip's maximum receiving sensitivity is -97.5 (1 Mbit/s GFSK) dBm, and it supports a complete DSP instruction and floating-point unit for efficient signal processing. Low-power gecko technology supports fast wake-up time and energy-saving mode. FSC-BT677F software and SDK support Bluetooth Low Energy (LE), Bluetooth 5.2 and Bluetooth mesh network. The module also supports the development of proprietary wireless protocols.

FSC-BT677F combines an energy-friendly MCU with a highly integrated radio transceiver. The module is suited for any battery operated application other systems and low requiring high performance energy consumption.

Features

- 5 Bluetooth low energy (BLE) 5.2
- Integrate MCU to execute Bluetooth protocol stack. **1**20
- Postage stamp sized form **1**70
- Class 1 support (up to +10 dBm)
- The default UART Baud rate is 115.2Kbps and can support from 1200bps up to 230.4Kbps
- UART, 12-bit 1Msps SAR ADC
- Support the OTA upgrade
- Bluetooth stack profiles support: LE HID and all BLE protocols
- 10 PWM

Application

- Lighting **5**5
- **Connected Home**
- Gateways and Digital Assistants **6**20
- **Building Automation and Security** 1

Module picture as below showing



Figure 1: FSC-BT677F Picture



2. General Specification

Table 1: General Specifications

Categories	Features	Implementation
	Chip model	SILICON LABS EFR32BG21
	Bluetooth Version	Bluetooth low energy (BLE) 5.2
	Frequency	2.4 - 2.4835 GHz
Wireless	Transmit Power	+10 dBm (Maximum)
Specification	Receive Sensitivity	-97.5 dBm @ 1 Mbit/s GFSK
		-94.4 dBm @ 2 Mbit/s GFSK
		-104.9 dBm @ 125 kbps GFSK
	Modulation	GFSK
		TX, RX
		General Purpose I/O
	UART Interface	Default 115200,N,8,1
		Baudrate support from 1200 to 230400bps
	J'A	5, 6, 7, 8 data bit character
	0	20(maximum – configurable) lines
ost Interface and	GPIO	O/P drive strength (4 mA)
ost Interface and Peripherals	GPIO	Pull-up resistor (40 KΩ) control
Peripherais	· · · · ·	Read pin-level
		Analog input voltage range: 0V ~ 3.3V
	ADC Interface	Supports single 12-bit 1 Msps SAR ADC conversion
		8 channels (configured from GPIO total)
		3 General-Purpose Timer Modules
	PWM	Four General-Purpose Timer Modules
		(Two 16-Bit or One 32-Bit Timers, PWM Each)
	Classic Bluetooth	NA
Profiles	Bluetooth Low Energy	GATT Client & Peripheral - Any Custom Services
	Bidetooth Low Lifergy	BT5.2 Specifications
Maximum	Classic Bluetooth	NA
Connections	Bluetooth Low Energy	1 Clients
FW upgrade		Over the Air
		Xds
Supply Voltage	Supply	1.77V ~ 3.8V
		33.8 mA TX current @ 10 dBm output power at 2.4 GHz
		Standby Doze (Wait event): ~5mA
Power Consumption		50.9 μA/MHz in Active Mode
		4.5 μA DeepSleep current $($ 16 kB RAM retention and RTC running
		from LFRCO)
Physical	Dimensions	15.8mm X 20.3mm X 1.62mm; Pad Pitch 1.4mm
Environmental	Operating	-40°C to +85°C

Shenzhen Feasycom Co., Ltd

FSC-BT677F Datasheet



	Storage	-40°C to +105°C
Miscellaneous	Lead Free	Lead-free and RoHS compliant
wiscenarieous	Warranty	One Year
Humidity		10% ~ 90% non-condensing
MSL grade: MSL 3		MSL 3
	Human Body Model	All pins: ±2500V
ESD grade:	Charged device model	RF pins/ Non-RF pins: ±750V

HARDWARE SPECIFICATION 3.

Block Diagram and PIN Diagram 3.1




Figure 2: Block Diagram






Figure 3: FSC-BT677F PIN Diagram (Top View)

3.2 PIN Definition Descriptions

N N

Table 2: Pin definition

Pin	Pin Name	Туре	Pin Descriptions
1	PA04/ADC0	I/O	Programmable input/output line
			Alternative Function : Analog to digital converter ADC0 external
			reference input pin
2	PA05/ADC1	I/O	Programmable input/output line
			Alternative Function : Analog to digital converter ADC1 external
			reference input pin
3	PA01/SWCLK	I/O	Debugging through the data line(Default)
			Alternative Function: Programmable input/output line
4	PA02/SWDIO	I/O	Debugging through the clk line(Default)
			Alternative Function: Programmable input/output line
5	PA06/ADC4/INT2	I/O	Programmable input/output line
			Alternative Function : Analog to digital converter ADC4 external
			reference input pin
6	PD04/ADC5	I/O	Programmable input/output line
			Alternative Function : Analog to digital converter ADC5 external
			reference input pin
7	PC02	I/O	Programmable input/output line
8	PA04/PWM1	I/O	Programmable input/output line
9	PA05/PWM2	I/O	Programmable input/output line
10	PD02/PWM3	I/O	Programmable input/output line
11	PC00/PWM4	I/O	Programmable input/output line



12	PC01	I/O	Programmable input/output line
13	GND	Vss	Power Ground
14	VCC	VCC	Power supply voltage 3.3V
15	PA00/UART1_TX	I/O	Programmable input/output line
			Alternative Function : UART1 Data output
16	PA03/UART1_RX	I/O	Programmable input/output line
			Alternative Function : UART1 Data input
17	PD03	I/O	Programmable input/output line
18	Reset	Ι	Reset input, active low.
19	PB00	I/O	Programmable input/output line
20	PB01	I/O	Programmable input/output line
21	NC	I/O	Programmable input/output line

4. PHYSICAL INTERFACE

4.1 Power Supply

The transient response of the regulator is important. If the power rails of the module are supplied from an external voltage source, the transient response of any regulator used should be 20µs or less. It is essential that the power rail recovers quickly.

*** Please supply the module with a current supply greater than 200mA.

4.2 Reset

A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

The module needs to add an external RC reset circuit.

4.3 General Purpose Analog IO

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples.

The ADC includes integrated voltage references and an integrated temperature sensor. Input Voltage Range 0V-3.3V

4.4 General Purpose Digital IO

This module has up to 20 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI



communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

4.5 Serial Interfaces

4.5.1 UART

FSC-BT677F provides one channels of Universal Asynchronous Receiver/Transmitters(UART)(Full-duplex asynchronous communications). The UART Controller performs a serial-to-parallel conversion on data received from the peripheral and a parallel-to-serial conversion on data transmitted from the CPU. Each UART Controller channel supports ten types of interrupts.

This is a standard UART interface for communicating with other serial devices. The UART interface provides a simple mechanism for communicating with other serial devices using the RS232 protocol.


When the module is connected to another digital device, UART_RX and UART_TX transfer data between the two devices.

This module output is at 3.3V CMOS logic levels (tracks VCC). Level conversion must be added to interface with an RS-232 level compliant interface.

Table 3: Possible UART Settings

	Possible Values
Minimum	1200 baud
Standard	115200bps
Maximum	230400bps
C	None
0	None, Odd or Even
- / .	1 /1.5/2
	5/6/7/8
	Minimum Standard

When connecting the module to a host, please make sure to follow .







4.6 Counters/Timers and PWM

4.6.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER_0 only.

4.6.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER_0 only.

4.6.3 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

5. ELECTRICAL CHARACTERISTICS

5.1 Absolute Maximum Ratings

Absolute maximum ratings for supply voltage and voltages on digital and analogue pins of the module are listed below. Exceeding these values causes permanent damage.

The average PIO pin output current is defined as the average current value flowing through any one of the corresponding pins for a 100mS period. The total average PIO pin output current is defined as the average current value flowing through all of the corresponding pins for a 100mS period. The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.



Table 4: Absolute Maximum Rating

Parameter	Min	Max	Unit
Storage temperature range	-40	+105	°C
Voltage on any supply pin	-0.3	3.8	V
Voltage ramp rate on any supply pin		1	V/ μs
DC voltage on any GPIO pin	-0.3	VCC + 0.3	V
Voltage on HFXO pins	-0.3	1.2	V
Total current into VCC power lines - Source		200	mA
Total current into VSS ground lines - Sink		200	mA

5.2 Recommended Operating Conditions

 Table 5: Recommended Operating Conditions

Parameter	Min	Туре	Max	Unit
Operating ambient temperature range	-40	25	+85	°C
VREGVCC operating supply voltage	1.71	3.3	3.8	V
VREGVCC current DCDC in bypass, T \leq 85 °C			200	mA
6				

5.3 General-Purpose I/O (GPIO)

Table 6: General-Purpose I/O (GPIO)

Parameter	6	Min	Туре	Max	Unit
V _{IL} - Input low voltage				VCC*0.3	V
V _{IH} - Input high voltage	CO.	VCC*0.7			V
V_{OH} - Sourcing 20 mA, VCC = 3.0 V	3	VCC*0.8			V
Sourcing 8 mA, VCC = 1.62 V	í C	VCC*0.6			V
V _{OL} - Sourcing 20 mA, IOVCC = 3.0 V	0			VCC*0.2	V
Sourcing 8 mA, IOVCC = 1.62V				VCC*0.4	V
I _{IOLEAK} – MODEx = DISABLED, VCC = 1.71V			1.9		nA
MODEx = DISABLED, VCC = 3.0V			2.5		nA
MODEx = DISABLED, VCC = 3.8V				200	nA
R _{PULL} - I/O pin pull-up/pull-down resistor		35	44	55	ΚΩ



6. MSL & ESD

Table 7: MSL and ESD			
Parameter	Test Conditions		Value
MSL grade:	MSL 3 ⁽¹⁾		
	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 ⁽²⁾	All pins	±2500V
ESD grade:	Charged device model (CDM), per JESD22 C101 ⁽³⁾	RF pins	±750V
	Charged device model (CDM), per JESD22-C101 ⁽³⁾	Non-RF pins	±750V
	(°,		

(1)The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7. RECOMMENDED TEMPERATURE REFLOW PROFILE

Prior to any reflow, it is important to ensure the modules were packaged to prevent moisture absorption. New packages contain desiccate (to absorb moisture) and a humidity indicator card to display the level maintained during storage and shipment. If directed to bake units on the card, please check the Picture below and follow instructions specified by IPC/JEDEC J-STD-033.

Note: The shipping tray cannot be heated above 65°C. If baking is required at the higher temperatures displayed in the Picture below, the modules must be removed from the shipping tray.

Any modules not manufactured before exceeding their floor life should be re-packaged with fresh desiccate and a new humidity indicator card. Floor life for MSL (Moisture Sensitivity Level) 3 devices is 168 hours in ambient environment 30°C/60%RH.

MSL	125°C Bal	king Temp.	90°C/≤ 5%RH Baking Temp. 40°C/ ≤ 5%RH Ba			Baking Temp.
	Saturated @	Floor Life Limit	Saturated @	Floor Life Limit	Saturated @	Floor Life Limit
IVISL	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @
		30°C/60%		30°C/60%		30°C/60%
3	9 hours	7 hours	33 hours	23 hours	13 days	9 days



Feasycom surface mount modules are designed to be easily manufactured, including reflow soldering to a PCB. Ultimately it is the responsibility of the customer to choose the appropriate solder paste and to ensure oven temperatures during reflow meet the requirements of the solder paste. Feasycom surface mount modules conform to J-STD-020D1 standards for reflow temperatures.

The soldering profile depends on various parameters necessitating a set up for each application. The data here is given only for guidance on solder reflow.




Figure 5: Typical Lead-free Re-flow

Pre-heat zone (A) — This zone raises the temperature at a controlled rate, **typically 0.5 - 2 °C/s**. The purpose of this zone is to preheat the PCB board and components to $120 \sim 150$ °C. This stage is required to distribute the heat uniformly to the PCB board and completely remove solvent to reduce the heat shock to components.

Equilibrium Zone 1 (B) — In this stage the flux becomes soft and uniformly encapsulates solder particles and spread over PCB board, preventing them from being re-oxidized. Also with elevation of temperature and liquefaction of flux, each activator and rosin get activated and start eliminating oxide film formed on the surface of each solder particle and PCB board. The temperature is recommended to be 150° to 210° for 60 to 120 second for this zone.

Equilibrium Zone 2 (C) (optional) — In order to resolve the upright component issue, it is recommended to keep the temperature in $210 - 217^{\circ}$ for about 20 to 30 second.

Reflow Zone (D) — The profile in the figure is designed for Sn/Ag3.0/Cu0.5. It can be a reference for other lead-free solder. The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint. The recommended peak temperature (Tp) is 230 \sim 250 °C. The soldering time should be 30 to 90 second when the temperature is above 217 °C.

Cooling Zone (E) — The cooling ate should be fast, to keep the solder grains small which will give a longer-lasting joint. **Typical cooling rate should be 4** °C.



8. MECHANICAL DETAILS

8.1 Mechanical Details

- Dimension: 15.8mm(W) x 20.3mm(L) x 1.62mm(H) Tolerance: ±0.2mm
- Module size: 15.8mm X 20.3mm Tolerance: ±0.2mm
- Pad size: 1mmX2mm Tolerance: ±0.1mm
- Pad pitch: 1.4mm Tolerance: ±0.1mm




Figure 6: FSC-BT677F footprint



9. HARDWARE INTEGRATION SUGGESTIONS

9.1 Soldering Recommendations

FSC-BT677F is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven and particular type of solder paste used. Consult the datasheet of particular solder paste for profile configurations.

Feasycom will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendation should be taken as a starting point guide.

9.2 Layout Guidelines(Internal Antenna)

It is strongly recommended to use good layout practices to ensure proper operation of the module. Placing copper or any metal near antenna deteriorates its operation by having effect on the matching properties. Metal shield around the antenna will prevent the radiation and thus metal case should not be used with the module. Use grounding vias separated max 3 mm apart at the edge of grounding areas to prevent RF penetrating inside the PCB and causing an unintentional resonator. Use GND vias all around the PCB edges.

The mother board should have no bare conductors or vias in this restricted area, because it is not covered by stop mask print. Also no copper (planes, traces or vias) are allowed in this area, because of mismatching the on-board antenna.




Figure 7: FSC-BT677F Restricted Area

Following recommendations helps to avoid EMC problems arising in the design. Note that each design is unique and the following list do not consider all basic design rules such as avoiding capacitive coupling between signal lines. Following list is aimed to avoid EMC problems caused by RF part of the module. Use good consideration to avoid problems arising from digital signals in the design.




Ensure that signal lines have return paths as short as possible. For example if a signal goes to an inner layer through a via, always use ground vias around it. Locate them tightly and symmetrically around the signal vias. Routing of any sensitive signals should be done in the inner layers of the PCB. Sensitive traces should have a ground area above and under the line. If this is not possible, make sure that the return path is short by other means (for example using a ground line next to the signal line).


9.3 Layout Guidelines(External Antenna)

Placement and PCB layout are critical to optimize the performances of a module without on-board antenna designs. The trace from the antenna port of the module to an external antenna should be 50Ω and must be as short as possible to avoid any interference into the transceiver of the module. The location of the external antenna and RF-IN port of the module should be kept away from any noise sources and digital traces. A matching network might be needed in between the external antenna and RF-IN port to better match the impedance to minimize the return loss.

As indicated in picture below, RF critical circuits of the module should be clearly separated from any digital circuits on the system board. All RF circuits in the module are close to the antenna port. The module, then, should be placed in this way that module digital part towards your digital section of the system PCB.



9.3.1 Antenna Connection and Grounding Plane Design







General design recommendations are:

- The length of the trace or connection line should be kept as short as possible.
- Distance between connection and ground area on the top layer should at least be as large as the dielectric thickness.
- Routing the RF close to digital sections of the system board should be avoided.
- To reduce signal reflections, sharp angles in the routing of the micro strip line should be avoided. Chamfers or fillets are preferred for rectangular routing; 45-degree routing is preferred over Manhattan style 90-degree routing.




Figure 10: Recommended Trace Connects Antenna and the Module

- Routing of the RF-connection underneath the module should be avoided. The distance of the micro strip line to the ground plane on the bottom side of the receiver is very small and has huge tolerances. Therefore, the impedance of this part of the trace cannot be controlled.
- Use as many vias as possible to connect the ground planes.



10. PRODUCT PACKAGING INFORMATION

10.1 Default Packing


a, Braid vacuum



Figure 11: Tray vacuum



10.2 Packing box(Optional)





11. APPLICATION SCHEMATIC

