



FSC-BT631D

DATASHEET V1.23



1 INTRODUCTION

Overview

The FSC-BT631D supports BLE, mesh, NFC, Thread and Zigbee, EDR.

By default, the FSC-BT631D module is flashed with Feasycom firmware, which is powerful and user-friendly. It's easy to use and completely encapsulated. Feasycom firmware enables users to access Bluetooth functionality with simple ASCII commands delivered to the module over a serial interface - it's just like a Bluetooth modem.

As a result, FSC-BT631D provides an ideal solution for developers who want to integrate Bluetooth wireless technology into their design.

Features

- ➤ Bluetooth v5.3/5.2
- Bluetooth Low Energy
 - LE Audio
 - Direction Finding
 - 2 Mbps, Advertising Extensions and Long Range
- Bluetooth mesh
- Thread, Zigbee and 802.15.4
- ▶ NFC
- > Full-speed USB
- Secure Key Storage
- Low Complexity Communications Codec (LC3)
- I²S and PDM audio interfaces
- > capable of all angle-of-arrival (AoA) and angle-of-departure (AoD) roles in Bluetooth Direction Finding
- Ultra-low-power radio
- Support for Bluetooth basic rate/EDR and Bluetooth Smart connections
- Full-speed Bluetooth operation with full piconet and scatternet support
- Class 1 Bluetooth power level supported

Applications

- USB Audio Transmitter
- Audio Transmitter
- LE Audio
- Headphones, microphones, and speakers

www.feasycom.com Page 1 of 14



- Professional lighting
- > Industrial
- > Advanced wearables Medical
- Smart home
- Asset tracking and RTLS

2 GENERAL SPECIFICATIONS

Table 2-1: General Specifications

Categories	Features	Implementation			
Bluetooth					
	Bluetooth Standard	Bluetooth v5.3			
	Frequency Band	2402MHz~2480MHz			
	Transmit Power	3 dBm			
	Receiver	-98dBm(BLE 1Mbps)			
	Interface	UART/I ² S/USB			
Size		12mm × 15 mm × 2.2mm			
Operating temperature	35/	-30°C ~+85°C,			
Storage temperature		-40°C ~+85°C			
Supply Voltage		3.3V			
Miscellaneous	Lead Free Warranty	Lead-free and RoHS compliant One Year			
Humidity		10% ~ 90% non-condensing			
MSL grade:		MSL 3			
ESD grade:		Human Body Model: Pass ±2000 V, Charge device model: Pass ±500 V,			

www.feasycom.com Page 2 of 14



3 HARDWARE SPECIFICATIONS

3.1 Block Diagram and PIN Diagram




Figure 3-2:FSC-BT631D PIN Diagram(Top View)

www.feasycom.com Page 3 of 14



3.2 PIN Definitions

Table 3-2: Pin definitions

Pin	Pin Name	Туре	Pin Descriptions	Notes
1	P0.27	I/O	Programmable I/O	
2	P0.26	1/0	Programmable I/O	
3	P0.25	I/O	Programmable I/O	
4	P0.24	I/O	Programmable I/O	
5	P0.23	I/O	Programmable I/O	
6	P1.07	1/0	Programmable I/O	
7	P1.06	1/0	Programmable I/O	
8	P0.22	1/0	Programmable I/O	
9	NC			
10	P1.02	I/O	Programmable I/O	
	3%		Alternative function: I2C_SDA	
11	P1.03	1/0	Programmable I/O	
	•	3	Alternative function: I2C_SCL	
12	P0.03	1/0	Programmable I/O	
			Alternative function: NFC2	
13	P0.02	I/O	Programmable I/O	
			Alternative function: NFC1	
14	P0.15/I2S_DOUT	1/0	Programmable I/O	
			Alternative function: I2S_DOUT	
15	P0.14/I2S_BCLK	I/O	Programmable I/O	
			Alternative function: I2S_BCLK	
16	P0.13/I2S_DIN	I/O	Programmable I/O	
			Alternative function: I2S_DIN	
17	P0.16/I2S_WS	I/O	Programmable I/O	
			Alternative function: I2S_WS	
18	P0.16/I2S_MCLK	I/O	Programmable I/O	
			Alternative function: I2S_MCLK	
19	VDD	VDD	3V3	
20	GND	Vss	Power Ground	
21	P1.01	I/O	Programmable I/O	
22	P1.00	1/0	Programmable I/O	

www.feasycom.com Page 4 of 14



22	DECET		DESET
23	RESET	ı	RESET
24	VBUS	I	USB Power(4.75~5.25V)
25	GND	Vss	Power Ground
26	USB_DP		USB Full Speed device D+
27	USB_DN		USB Full Speed device D-
28	SWDCLK	I/O	DEBUG
29	SWDIO	I/O	DEBUG
30	P1.11/UART_RTS	I/O	Programmable I/O Alternative function:UART_RTS
31	P1.09/UART_TX	1/0	Programmable I/O Alternative function:UART_TX
32	P1.08/UART_RX	1/0	Programmable I/O Alternative function:UART_RX
33	P1.10/UART_CTS	I/O	Programmable I/O Alternative function:UART_CTS
34	GND	Vss	Power Ground
35	ANT	ŔF	Bluetooth transmit/receive.
36	GND	Vss	Power Ground

www.feasycom.com Page 5 of 14



PHYSICAL INTERFACE

4.1 UART Interface

The FSC-BT631D UART interface features a standard 4-wire configuration comprising RX, TX, CTS, and RTS pins. It supports the H4 HCI interface. The default baud rate is set at 115.2k baud.

To accommodate both high-speed and low-speed baud rates, the FSC-BT631D offers options of multiple UART clocks. The UART signal level ranges from 1.8V to 3.3V. The host provides the power source with the targeted power level to the UART interface via the VIO HOST pin.

Table 4-1: Possible UART Settings

Table 4-1: Possible OART Settings					
Parameter	Possible Values				
	Minimum 1200 baud (≤0%Error)				
Baudrate	Standard 115200bps(≤0.08%Error)				
	Maximum 4Mbps(≤0%Error)				
Flow control	Supports Automatic Flow Control (CTS and RTS lines)				
Parity	None, Odd or Even				
Number of stop bits	1				
Bits per channel	8				
5 MSL & ESD	95/C				
Table 5-1: MSL and ESD					
Parameter	Value				

MSL & ESD

Table 5-1: MSL and ESD

bits per charmer	
5 MSL & ESD	
Table 5-1: MSL and ESD	0,
Parameter	Value
MSL grade:	MSL 3
ESD grade	Electrostatic discharge
ESD – Human-body model (HBM) rating, JESD22-A11 (Total samples from one wafer lot)	4-F Pass ±2000 V, all pins
ESD – Charge-device model (CDM) rating, JESD22-C1 (Total samples from one wafer lot)	01-D Pass ±400 V, all pins

RECOMMENDED TEMPERATURE REFLOW PROFILE

Prior to reflow, it is crucial to ensure that the modules are properly packaged to prevent moisture absorption. The new packages are equipped with desiccants to absorb moisture, and a humidity indicator card is included to indicate the moisture level maintained during storage and shipment. If the card indicates the need to bake the units, please refer to the instructions specified by IPC/JEDEC J-STD-033 and follow them accordingly. It is important to adhere to these instructions to prevent any potential moisture-related issues during the reflow process.

Page 6 of 14 www.feasycom.com



Note: The shipping tray should not be exposed to temperatures exceeding 65°C. If baking is necessary at higher temperatures indicated below, it is essential to remove the modules from the shipping tray. This precaution is important to avoid any potential damage or deformation to the tray caused by excessive heat.

Any module that exceeds its floor life but has not yet been manufactured should be repackaged by using new desiccants and humidity indicator cards. For devices with a Moisture Sensitivity Level (MSL) of 3, the floor life is $168 \text{ hours in an environment with } 30^{\circ}\text{C}/60\%\text{RH}.$

Floor life refers to the maximum allowable time a moisture-sensitive device can be exposed to ambient conditions without risking moisture absorption and potential damage during soldering.

Notice (注意):

The Feasycom's module must be used with a Step-Stencil. It is suggested to use a stencil thickness of approximately 0.16-0.2mm, which can be modified according to the product.

Table 6-1: Recommended baking times and temperatures

	125°C Baking Temp.		90°C/≤ 5%RH Baking Temp.			40°C/ ≤ 5%RH Baking Temp.		
MSL	Saturated @ 30°C/85%	Floor Life Limit + 72 hours @ 30°C/60%	Saturated 30°C/85%	@	Floor Life Limit + 72 hours @ 30°C/60%	Saturated 30°C/85%	@	Floor Life Limit + 72 hours @ 30°C/60%
3	9 hours	7 hours	33 hours		23 hours	13 days		9 days

Feasycom surface mount modules are designed to facilitate easy manufacturing, including reflow soldering onto a PCB. However, it is the customer's responsibility to select the suitable solder paste and ensure that the oven temperatures during reflow meet the requirements specified by the solder paste manufacturer. Feasycom surface mount modules comply with the J-STD-020D1 standards for reflow temperatures.

The soldering profile may vary depending on different parameters, requiring a specific setup for each application. The data provided here is only intended as a general guideline for solder reflow and should be used as a reference.

www.feasycom.com Page 7 of 14






Figure 6-1: Typical Lead-free Re-flow

Pre-heat zone (A) — This zone gradually increases the temperature at a controlled rate, usually **ranging from 0.5 to 2 °C/s**. Its purpose is to preheat the PCB board and components to a temperature of 120-150 °C. This stage is necessary to ensure the even distribution of heat across the PCB board and to remove any remaining solvents completely, minimizing the risk of heat shock to the components.

Equilibrium Zone 1 (B) — In this stage, the flux undergoes softening and uniformly covers the solder particles, as well as spreading over the PCB board. This process helps prevent re-oxidation of the solder particles. Additionally, as the temperature rises and the flux liquefies, each activator and rosin component become activated. They work together to eliminate any oxide film formed on the surface of the solder particles and PCB board. For this zone, it is recommended to maintain a temperature range of 150 to 210 °C for a duration of 60 to 120 seconds.

Equilibrium Zone 2 (C) (optional) — To address the issue of upright components, it is recommended to maintain a temperature range of 210 to 217 °C for a duration of approximately 20 to 30 seconds. This will help ensure proper soldering and alignment of the components on the PCB board.

Reflow Zone (D) — The profile in the figure is designed for Sn/Ag3.0/Cu0.5. It can be a reference for other lead-free solder. The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint. The recommended peak temperature (Tp) is $230 \sim 250 \, ^{\circ}$ C. The soldering time should be 30 to 90 second when the temperature is above $217 \, ^{\circ}$ C.

Cooling Zone (E) — The cooling ate should be fast, to keep the solder grains small which will give a longer-lasting joint. **Typical cooling rate should be 4** °C.

www.feasycom.com Page 8 of 14



7 MECHANICAL DETAILS

7.1 Mechanical Details

Dimension: 12mm(W) x 15mm(L) x 2.2mm(H) Tolerance: ±0.2mm

Module size: 12mm X 15mm Tolerance: ±0.2mm
 Pad size: 1.7mmX0.5mm Tolerance: ±0.2mm

Pad pitch: 0.9mm Tolerance: ±0.1mm(Residual plate edge error: < 0.5mm)




Figure 7-1: FSC-BT631D footprint Layout Guide (Top View)

www.feasycom.com Page 9 of 14



8 HARDWARE INTEGRATION SUGGESTIONS

8.1 Soldering Recommendations

FSC-BT631D is compatible with the industrial standard reflow profile for Pb-free solders. The specific reflow profile used depends on factors such as the thermal mass of the populated PCB, heat transfer efficiency of the oven, and the type of solder paste used. It is advised to refer to the datasheet of the specific solder paste for profile configurations.

Feasycom provides the following recommendations for soldering the module to ensure reliable solder joints and proper module operation. However, since the optimal profile can vary based on the specific process and layout, these recommendations should be considered as a starting point guide and further study of the case is necessary.

8.2 Layout Guidelines (Internal Antenna)

It is strongly recommended to follow good layout practices in order to ensure proper operation of the module. Placing copper or any metal near the antenna can negatively impact its performance by affecting the matching properties. To prevent radiation, a metal shield should not be used with the module. It is advised to use grounding vias, spaced a maximum of 3 mm apart, at the edge of grounding areas to prevent RF penetration inside the PCB and unintentional resonator formation. Additionally, GND vias should be distributed all around the PCB edges.

In the restricted area where the on-board antenna is located, the motherboard should not have any bare conductors or vias. This area is not covered by stop mask print, so no copper (planes, traces, or vias) should be present in this area to avoid mismatching with the on-board antenna.




Figure 8-2-1: Restricted Area (Design schematic, for reference only. Unit: mm)

www.feasycom.com Page 10 of 14



The following recommendations are aimed at avoiding EMC problems caused by the RF part of the module. It is important to note that each design is unique, and this list does not cover all basic design rules, such as avoiding capacitive coupling between signal lines. Additionally, it is crucial to consider potential problems arising from digital signals in the design.

To mitigate EMC issues, it is advisable to ensure that signal lines have return paths that are as short as possible. For instance, if a signal passes through a via to an inner layer, always use ground vias around it. These ground vias should be located tightly and symmetrically around the signal vias. Routing of sensitive signals should be done in the inner layers of the PCB. Sensitive traces should have a ground area both above and below the line. If this is not feasible, make sure to keep the return path short by employing alternative methods, such as placing a ground line next to the signal line.

8.3 Layout Guidelines

8.4 (External Antenna)

The placement and PCB layout play a critical role in optimizing the performance of modules without on-board antenna designs. The trace connecting the antenna port of the module to an external antenna should have a characteristic impedance of 50Ω and should be kept as short as possible to prevent interference into the transceiver of the module. When positioning the external antenna and RF-IN port of the module, it is important to keep them away from any sources of noise and digital traces. To minimize return loss and achieve better impedance matching, a matching network may be required between the external antenna and RF-IN port.

To ensure proper RF performance, it is recommended to clearly separate the RF critical circuits of the module from any digital circuits on the system board. The RF circuits within the module are located near the antenna port. Therefore, the module should be placed in such a way that the module's digital part faces the digital section of the system PCB.




Figure 8-3-1: Placement the Module on a System Board

www.feasycom.com Page 11 of 14



8.4.1 Antenna Connection and Grounding Plane Design




Figure 8-3-1-0: Leave 5mm Clearance Space from the Antenna

General design recommendations are:

- The length of the trace or connection line should be kept as short as possible.
- Distance between connection and ground area on the top layer should be at least as large as the dielectric thickness.
- Routing the RF close to digital sections of the system board should be avoided.
- To reduce signal reflections, sharp angles in the routing of the micro strip line should be avoided. Chamfers or fillets are preferred for rectangular routing; 45-degree routing is preferred over Manhattan style 90-degree routing.




Figure 8-3-1-1: Recommended Trace Connects Antenna and the Module

- Routing of the RF-connection underneath the module should be avoided. The distance of the micro strip
 line to the ground plane on the bottom side of the receiver is very small and has huge tolerances.
 Therefore, the impedance of this part of the trace cannot be controlled.
- Use as many vias as possible to connect the ground planes.

www.feasycom.com Page 12 of 14



9 PRODUCT PACKAGING INFORMATION

9.1 Default Packing



Figure 9-1: Tray Dimension: 140mm * 265mm Tray vacuum

9.2 Packing box(Optional)




Figure 9-2: Packing box(Optional)

www.feasycom.com Page 13 of 14


^{*} If any packaging other than the package mentioned above is required, please confirm the packaging size again.

^{*} Packing: 1000pcs per carton (Minimum packing quantity)

^{*} The outer packing size provided above is for reference purposes only. For the actual dimensions of the product's packaging, please refer to the packaging of the actual goods.



10 APPLICATION SCHEMATIC



www.feasycom.com Page 14 of 14