

FSC-BT616V

Car Spec Grade Bluetooth 5.1 pecifications Wireless MCU Module

Datasheet

Version 1.2



Copyright © 2013-2020 Feasycom Technology. All Rights Reserved.

Feasycom Technology reserves the right to make corrections, modifications, and other changes to its products, documentation and services at anytime. Customers should obtain the newest relevant information before placing orders. To minimize customer product risks, customers should provide adequate design and operating safeguards. Without written permission from Feasycom Technology, reproduction, transfer, distribution or storage of part or all of the contents in this document in any form is prohibited.

Revision History

			1		
Version	Data	Notes			
1.0	2020/04/14	Initial Version	Fish		
1.1	2020/11/05	Update the pin definition to correspond to the chip	Fish		
1.2	2021/11/04	Modify Bluetooth Version: Upgrade from BT5 to BT5.1	Marsh		
	`'/	Change storage temperature: -40°C to +125°C			
		7			
		·			
		ogy Co.,LTD			
Contact	Us				
Shenzhen F	Shenzhen Feasycom Technology Co.,LTD				

Contact Us

Email: sales@feasycom.com

Address: Rm 508, Building A, Fenghuang Zhigu, No.50, Tiezai Road, Xixiang, Baoan District, Shenzhen, 518102, China

Tel: 86-755-27924639



Contents

1. INTRODUCTION	5
2. GENERAL SPECIFICATION	-
3. HARDWARE SPECIFICATION	8
3.1 BLOCK DIAGRAM AND PIN DIAGRAM	8
3.2 PIN Definition Descriptions	
4. PHYSICAL INTERFACE	11
4.1 POWER SUPPLY	
4.2 RESET	
4.3 GENERAL PURPOSE ANALOG IO	
4.4 GENERAL PURPOSE DIGITAL IO	
4.5 RF Interface	
4.6 SERIAL INTERFACES	
4.6.1 UART	
4.6.2 I ² C Interface	
4.7 SSI Interface	13
4.7 SSI INTERFACE	
F FLECTRICAL CHARACTERISTICS	1.0
5.1 ABSOLUTE MAXIMUM RATINGS	1/
5.1 ABSOLUTE IVIAXIMUM RATINGS	
5.2 RECOMMENDED OPERATING CONDITIONS 5.3 INPUT/OUTPUT TERMINAL CHARACTERISTICS	14
5.4 ANALOG CHARACTERISTICS	14
5.4 ANALOG CHARACTERISTICS	
5.5 TEMPERATURE SENSOR	
5.6 BATTERY MONITOR	18
5.7 SYNCHRONOUS SERIAL INTERFACE (SSI)	
5.8 SWITCHING CHARACTERISTICS	20
5.9 POWER CONSUMPTIONS	21
6. MSL & ESD	21
7. RECOMMENDED TEMPERATURE REFLOW PROFILE	-/ _*
MECHANICAL DETAILS	
8. MECHANICAL DETAILS	23
8.1 Mechanical Details	23
8.2 HOST PCB LAND PATTERN AND ANTENNA KEEP-OUT FOR FSC-BT616V	
9. HARDWARE INTEGRATION SUGGESTIONS	24
9.1 SOLDERING RECOMMENDATIONS	
9.2 LAYOUT GUIDELINES (INTERNAL ANTENNA)	
9.3 LAYOUT GUIDELINES (EXTERNAL ANTENNA)	
9.3.1 Antenna Connection and Grounding Plane Design	
10. PRODUCT PACKAGING INFORMATION	27



11.	ΔΡ	PPLICATION SCHEMATIC	29
1	.0.2	Packing box(Optional)	. 28
1	0.1	Default Packing	. 27





1. INTRODUCTION

Overview

FSC-BT616V is a wireless microcontroller (MCU) targeting Bluetooth 5.1 low energy applications.

Very low active RF and MCU current and low-power mode current consumption provide excellent battery lifetime and allow for operation on small coin cell batteries and in energy-harvesting applications.

FSC-BT616V contains a 32-bit ARM® Cortex®-M3 core that runs at 48 MHz as the main processor and a rich peripheral feature set that includes a unique ultra-low power sensor controller. This sensor controller is ideal for interfacing external sensors and for collecting analog and digital data autonomously while the rest of the system is in sleep mode. Thus, FSC-BT616V is great for a wide range of applications where long battery lifetime, small form factor, and ease of use is important.

It supports GAP, ATT/GATT, SMP, L2CAP profiles. It integrates Baseband controller in a small package (Integrated chip antenna), so the designers can have better flexibilities for the product shapes.

Features

- 2.4-GHz RF Transceiver Compatible With Bluetooth low energy (BLE) 5.1 Specifications
- Qualified for Automotive Applications
- Link Budget of 102 dB for BLE
- Integrate MCU to execute Bluetooth protocol stack.
- Postage stamp sized form factor

- Excellent Receiver Sensitivity (-95 dBm for Bluetooth low energy 1Mbps), Selectivity, and Blocking Performance
- Low power
- Class 1.5 support(up to +5 dBm)
- The default UART Baud rate is 115.2Kbps and can support from 1200bps up to 921.6Kbps
- UART, I2C, SPI, 12-bit ADC (200ks/S) data connection interfaces.
- Support the OTA upgrade.
- Bluetooth stack profiles support: LE HID, and all BLE protocols.
- Support eight capacitance sensor button
- Integrated temperature sensor
- Operating temperature: –40°C to +105°C
- Device HBM ESD Classification Level 2
- Device CDM ESD Classification Level C3

Application

- Automotive Applications
 - Car Access
 - Keyless Entry
 - Passive Entry/Passive Start (PEPS) Systems
 - Car Sharing
 - Piloted Parking
 - Wireless Onboard Diagnostics (OBD)
 - Cable Replacement
 - Remote Control
 - Sensors
- Industrial
 - Logistics
 - Production and Manufacturing Automation
 - Asset Tracking and Management
 - HMI and Remote Display
 - Access Control



Module picture as below showing



Figure 1: FSC-BT616V Picture



2. General Specification

Table 1: General Specifications


Categories	Features	Implementation
	Chip	TI CC2640R2F-Q1
	Bluetooth Version	Bluetooth low energy (BLE) 5.1 Specifications
Wireless	Frequency	2.402 - 2.480 GHz
Specification	Transmit Power	+5 dBm (Maximum)
Specification	Receive Sensitivity	-95 dBm (Typical)
	Raw Data Rates (Air)	2 Mbps(Bluetooth 5.1)
	Modulation	GFSK
		TX, RX, CTS, RTS
		General Purpose I/O
Sz	UART Interface	Default 115200,N,8,1
).	Baudrate support from 1200 to 921600
	2,	5, 6, 7, 8 data bit character
	7	22(maximum – configurable) lines
	CDIO	O/P drive strength (4 mA)
	GPIO	Pull-up resistor (33 KΩ) control
		Read pin-level
Host Interface and	I2C Interface	1 (configurable from GPIO total). Up to 400 kbps
Peripherals	C	Up to 2 SSI interfaces with a frequency of up to 4 MHz
	SSI Interface	Support both master and slave mode
		SPI, MICROWIRE, TI
		Analog input voltage range: 1.8V ~ 3.8V
	ADC Interfere	Supports single 12-bit SAR ADC conversion
	ADC Interface	8 channels (configured from GPIO total)
		Up to 200MSPS conversion
		4 General-Purpose Timer Modules
	PWM	Four General-Purpose Timer Modules
		(Eight 16-Bit or Four 32-Bit Timers, PWM Each)
	Class Bluetooth	No Support
Profiles	Bluetooth Low Energy	GATT Client & Peripheral - Any Custom Services
Profiles		BT5.1 Specifications
		MFI Support
Maximum	Classic Bluetooth	No Support
Connections	Bluetooth Low Energy	1Clients(TBD)
FW upgrade		Over the Air
ı vv upgraue		Xds
Supply Voltage	Supply	1.8V~3.8V
		Max Peak Current(TX Power @ +5dBm TX): 20mA
Power Consumption		Standby Doze (Wait event) - ~1mA (TBD)
		Deep Sleep - 2uA(RTC Running and RAM/CPU Retention) (TBD)



Physical Dimensions		13mm X 26.9mm X 2.0mm; Pad Pitch 1.5mm			
Fundamental	Operating	-40°C to +105°C			
Environmental	Storage	-40°C to +125°C			
NA:II	Lead Free	Lead-free and RoHS compliant			
Miscellaneous	Warranty	One Year			
Humidity		10% ~ 90% non-condensing			
MSL grade:		MSL 3			
	Human Body Model	All pins: ±2000V			
ESD grade:	Charged device model	RF pins/ Non-RF pins: ±500V; XOCS pin: ±250V			

3. HARDWARE SPECIFICATION

3.1 Block Diagram and PIN Diagram








Figure 3: FSC-BT616V PIN Diagram (Top View)

3.2 PIN Definition Descriptions

Table 2: Pin definition

Table	2. Pin definition			
Pin	Pin Name	Туре	Pin Descriptions	Notes
_ 1	DIO0/UART_TX	0	UART data output	Note 1
2	DIO1/UART_RX	ı	UART data input	Note 1
3	DIO2/UART_CTS	I/O	UART clear to send active low	Note 1
			Alternative Function: Programmable input/output line	
4	DIO3/UART_RTS	1/0	UART request to send active low	Note 1
			Alternative Function: Programmable input/output line	
5	DIO4	I/O	Programmable input/output line	
6	DIO5	I/O	Programmable input/output line	
7	DIO6	I/O	Programmable input/output line	
8	DIO11	I/O	Programmable input/output line	
9	DIO26/Tran/AIO0	I/O	Programmable input/output line	Note 1
			Alternative Function 1: Analogue programmable I/O line.	
			Alternative Function 2: Host MCU change UART transmission	
			mode.	
10	DIO25/Disc/AIO1	1/0	Programmable input/output line	Note 1
			Alternative Function 1: Analogue programmable I/O line.	
			Alternative Function 2: Host MCU disconnect bluetooth.	
11	RESET	1	External reset input: Active LOW, with an inter an internal pull-up.	
			Set this pin low reset to initial state.	



12	VDD	Vdd	Power supply voltage 1.8V ~ 3.8V	
13	GND	Vss	Power Ground	
14	NC		NC	
15	NC		NC	
16	SWDCLK	I/O	Debugging through the clk line(Default)	Note 1
17	SWDAT	I/O	Debugging through the data line(Default)	Note 1
18	NC		NC	•
19	NC		NC	
20	NC		NC	
21	GND	Vss	Power Ground	
22	GND	Vss	Power Ground	·
23	DIO16	I/O	Programmable input/output line	Note 6
			* The I/O port for reuse.	
24	DIO17	1/0	Programmable input/output line	Note 6
	70		* The I/O port for reuse.	
25	DIO18	I/O	Programmable input/output line	Note 6
	7/		* The I/O port for reuse.	
26	DIO19	I/O	Programmable input/output line	Note 6
	7		* The I/O port for reuse.	
27	DIO20	I/O	Programmable input/output line	
28	DIO21	1/0	Programmable input/output line	•
29	DIO22	1/0	Programmable input/output line	Note
			Alternative Function: I2C CLK line (Default)	1,3
30	DIO23	I/O	Programmable input/output line	Note
			Alternative Function: I2C DATA line (Default)	1,3
31	DIO15	I/O	Programmable input/output line	Note 1
32	DIO14	I/O	Programmable input/output line	Note
			Alternative Function: LED(Default)	1,4
33	DIO13	I/O	Programmable input/output line	Note
			Alternative Function: BT Status(Default)	1,2
34	DIO12	I/O	Programmable input/output line	Note 1
35	GND	Vss	RF Ground	
36	EXT_ANT	0	RF signal output	Note 5

Module Pin Notes:

Note 1	For customized module, this pin can be work as I/O Interface.
Note 2	BT Status(Default) Disconnected: Low Level; Connected: High Level.
Note 3	I2C Serial Clock and Data.
	It is essential to remember that pull-up resistors on both SCL and SDA lines are not provided in the module
	and MUST be provided external to the module.
Note 4	LED(Default) Power On: Light Slow Shinning; Connected: Steady Lighting.
Note 5	By default, this PIN is an empty feet. This PIN can connect to an external antenna to improve the Bluetooth signal coverage.
	If you need to use an external antenna, by modifying the module on the OR resistance to block out the on-board antenna; Or contact Feasycom for modification.



Note 6 This I / O port is shared with the internal SPI Flash chip. We do not recommend using this pin, floating

processing.

This pin is only available when the module is not equipped with air-upgrade function.

4. PHYSICAL INTERFACE

4.1 Power Supply

The transient response of the regulator is important. If the power rails of the module are supplied from an external voltage source, the transient response of any regulator used should be 20µs or less. It is essential that the power rail recovers quickly.

4.2 Reset

The module may be reset from several sources: Power-on Reset (POR), Low level on the nRESET Pin (nRST), Watchdog time-out reset (WDT), Low voltage reset (LVR) or Software Reset(SYSRESETREQ, CPU Reset, CHIPRST).

The RESET pin is an active low reset and is internally filtered using the internal low frequency clock oscillator. A reset will be performed between 1.5 and 4.0ms following RESET being active. It is recommended that RESET be applied for a period greater than 5ms.

At reset the digital I/O pins are set to inputs for bi-directional pins and outputs are tri-state. The PIOs have weak pull-ups.

4.3 General Purpose Analog IO

- 12-bit SAR ADC engine with up to 200KSPS conversion rate
- Conversion range: VSSA to VDDA (1.8 to 3.8 V)
- Temperature sensor

Twelve 12-bit 1 µs multi-channel ADC is integrated in the device.

The conversion range is between 1.8 V < VDD < 3.8 V. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages. The ADC can be triggered from the events generated by the general-purpose timers and the advanced-control timers with internal connection.

The temperature sensor can be used to generate a voltage that varies linearly with temperature. Each device is factory-calibrated to improve the accuracy and the calibration data are stored in the system memory area.

4.4 General Purpose Digital IO

There are 22 general purpose digital IOs defined in the module. All these GPIOs can be configured by software to



realize various functions, such as button controls, LED drives or interrupt signals to host controller, etc. Do not connect them if not use.

The I/O type of each I/O pins can be configured by software individually as Input or Push-pull output mode. After the chip is reset, the I/O mode of all pins is input mode with no pull-up and pull-down enable. Each I/O pin has an individual pull-up and pull-down resistor which is about 30 k Ω \sim 50 k Ω for VDD and Vss.

4.5 RF Interface

For This Module, the default mode for antenna is internal, it also has the interface for external antenna. If you need to use an external antenna, by modifying the module on the OR resistance to block out the on-board antenna; Or contact Feasycom for modification.

The user can connect a 50 ohm antenna directly to the RF port.

- 2402–2480 MHz Bluetooth 5.1; 125-Kbps to 2-Mbps over the air data rate.
- TX output power of +5dBm.
- Receiver to achieve maximum sensitivity -95dBm @ 1 Mbps BLE.

4.6 Serial Interfaces

4.6.1 **UART**

FSC-BT616V provides one channels of Universal Asynchronous Receiver/Transmitters(UART)(Full-duplex asynchronous communications). The UART Controller performs a serial-to-parallel conversion on data received from the peripheral and a parallel-to-serial conversion on data transmitted from the CPU. Each UART Controller channel supports ten types of interrupts.

This is a standard UART interface for communicating with other serial devices. The UART interface provides a simple mechanism for communicating with other serial devices using the RS232 protocol.

When the module is connected to another digital device, UART_RX and UART_TX transfer data between the two devices. The remaining two signals, UART_CTS and UART_RTS, can be used to implement RS232 hardware flow control where both are active low indicators.

This module output is at 3.3V CMOS logic levels (tracks VCC). Level conversion must be added to interface with an RS-232 level compliant interface.

Some serial implementations link CTS and RTS to remove the need for handshaking. We do not recommend linking CTS and RTS except for testing and prototyping. If these pins are linked and the host sends data when the FSC-BT616V deasserts its RTS signal, there is significant risk that internal receive buffers will overflow, which could lead to an internal processor crash. This drops the connection and may require a power cycle to reset the module. We recommend that you adhere to the correct CTS/RTS handshaking protocol for proper operation.

Table 3: Possible UART Settings

Parameter	Possible Values		
Baudrate	Minimum	1200 baud (≤2%Error)	
baudiate	Standard	115200bps(≤1%Error)	



	Maximum	921600bps(≤1%Error)
Flow control		RTS/CTS, or None
Parity		None, Odd or Even
Number of stop bits		1 /1.5/2
Bits per channel		5/6/7/8

When connecting the module to a host, please make sure to follow.




Figure 4: UART Connection

4.6.2 I²C Interface

- Up to two I²C bus interfaces can support both master and slave mode with a frequency up to 400KHZ.
- Provide arbitration function, optional PEC(packet error checking) generation and checking.
- Supports 7 –bit and 10 –bit addressing mode and general call addressing mode.

The I²C interface is an internal circuit allowing communication with an external I²C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I²C module provides two data transfer rates: 100 kHz of standard mode or 400kHz of the fast mode. The I²C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I²C bus at the same time. A CRC-8 calculator is also provided in I²C interface to perform packet error checking for I²C data.

4.7 SSI Interface

The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and Texas Instruments synchronous serial interfaces. The SSIs support both SPI master and slave up to 4 MHz.

4.8 PWM Interface

Timer 0 is a general-purpose timer module (GPTM), which provides two 16-bit timers. The GPTM can be configured to operate as a single 32-bit timer, dual 16-bit timers or as a PWM module.



5. ELECTRICAL CHARACTERISTICS

5.1 Absolute Maximum Ratings

Absolute maximum ratings for supply voltage and voltages on digital and analogue pins of the module are listed below. Exceeding these values causes permanent damage.

The average PIO pin output current is defined as the average current value flowing through any one of the corresponding pins for a 100mS period. The total average PIO pin output current is defined as the average current value flowing through all of the corresponding pins for a 100mS period. The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

Table 4: Absolute Maximum Rating

Parameter	Min	Max	Unit
V _{DD} -V _{SS} - DC Power Supply	-0.3	+4.1	V
V _{IN} - Voltage on any digital pin	-0.3	Vdd+0.3(max 4.1)	V
V _{IN} - Voltage on ADC input (Voltage scaling enabled)	-0.3	Vdd	V
V _{IN} - Voltage on ADC input	-0.3	VDD / 2.9	V
(Voltage scaling disabled, VDDS as reference)			
Input RF level		5	dBm
T _{ST} - Storage Temperature	-40	+125	°C
I _{IO} - Maximum Current sunk by a I/O pin		8	mA
I _{IO} - Maximum Current sourced by a I/O pin		8	mA

5.2 Recommended Operating Conditions

Table 5: Recommended Operating Conditions

Parameter	Min	Туре	Max	Unit
V _{DD} -V _{SS} - DC Power Supply	1.8	3.3	3.8	V
T _A - Operating Temperature	-40	25	+105	°C
I ₁₀ - Maximum Current sunk by a I/O pin	2	4	6	mA
I _{IO} - Maximum Current sourced by a I/O pin	2	4	6	mA

5.3 Input/output Terminal Characteristics

Table 6: DC Characteristics

Parameter	Min	Type	Max	Unit
$V_{DD} = 1.8V$, $T_A = 25^{\circ}C$				
V _{OH} - High Level Output Voltage, I _{IO} =8mA	1.32	1.54	-	V
IOCURR = 2, high-drive GPIOs only				



V _{OL} - Low Level Output Voltage, I _{IO} =8mA IOCURR = 2, high-drive GPIOs only	-	0.26	0.32	V
V _{OH} - High Level Output Voltage, I _{IO} =4mA , IOCURR = 1	1.32	1.58	-	V
V _{OL} - Low Level Output Voltage, I _{IO} =4mA , IOCURR = 1	-	0.21	0.32	V
GPIO pullup current - Input mode, pullup enabled, Vpad = 0 V	-	71.7	-	uA
GPIO pulldown current - Input mode, pulldown enabled, Vpad = VDD	-	21.1	-	uA
GPIO high/low input transition, no hysteresis -	-	0.88	-	V
IH = 0, transition between reading 0 and reading 1				
GPIO low-to-high input transition, with hysteresis -	-	1.07	-	V
IH = 1, transition voltage for input read as $0 \rightarrow 1$				
GPIO high-to-low input transition, with hysteresis -	-	0.74	-	V
IH = 1, transition voltage for input read as $1 \rightarrow 0$				
GPIO input hysteresis -	-	0.33	-	V
IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points				
%				
V _{DD} = 3.0V, T _A = 25°C				
VOH - High Level Output Voltage, IIO=8mA	-	2.68	-	V
IOCURR = 2, high-drive GPIOs only				
VOL - Low Level Output Voltage, IIO=8mA	-	0.33	-	V
IOCURR = 2, high-drive GPIOs only				
VOH - High Level Output Voltage, IIO=4mA , IOCURR = 1	-	2.72	-	V
VOL - Low Level Output Voltage, IIO=4mA , IOCURR = 1	-	0.28	-	V
0,				
$V_{DD} = 3.8V, T_A = 25^{\circ}C$				
GPIO pullup current - Input mode, pullup enabled, Vpad = 0 V	-	277	-	uA
GPIO pulldown current - Input mode, pulldown enabled, Vpad = VDD	-	113	-	u <i>P</i>
GPIO high/low input transition, no hysteresis -	-	1.67	-	V
IH = 0, transition between reading 0 and reading 1				
GPIO low-to-high input transition, with hysteresis -	-	1.94	-	V
IH = 1, transition voltage for input read as $0 \rightarrow 1$	1			
GPIO high-to-low input transition, with hysteresis -	C	1.54	-	V
IH = 1, transition voltage for input read as 1 \rightarrow 0	Ö			
GPIO input hysteresis -	- ~<	0.40	-	V
IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points		.0/		
T _A = 25°C				
VIH - Lowest GPIO input voltage reliably interpreted as a High	-	-	0.8	VD
VIL - Lowest GPIO input voltage reliably interpreted as a LOW	0.2	_		VD

5.4 Analog Characteristics

Table 7: Specifications of 12-bit SARADC(voltage scaling enabled, unless otherwise noted. (1))



Parameter	Min	Type	Max	Unit
V _{DDA} - Operation Voltage	0		VDD	V
R _{ADC} - Resolution	-	-	12	bit
F _{SPS} - Sampling Rate	=	-	200	KSPS
Offset (Internal 4.3-V equivalent reference ⁽²⁾)	-	2	-	LSB
Gain error (Internal 4.3-V equivalent reference ⁽²⁾)	-	2.4	_	LSB
DNL(3) Differential nonlinearity	-	>-1	-	LSB
INL(4) Integral nonlinearity	-	±3	_	LSB
ENOB - Effective number of bits		_		
Internal 4.3-V equivalent reference(2), 200ksps,9.6-kHz input tone	-	9.8	_	bits
VDD as reference, 200 ksps, 9.6-kHz input tone	-	10	_	bits
Internal 1.44-V reference, voltage scaling disabled,32 samples average,	-	11.1	-	bits
200ksps, 300-Hz input tone				
THD - Total harmonic distortion				
Internal 4.3-V equivalent reference ⁽²⁾ , 200 ksps,9.6-kHz input tone	-	-65	-	dB
VDD as reference, 200ksps, 9.6-kHz input tone	-	-69	-	dB
Internal 1.44-V reference, voltage scaling disabled,32 samples average,	-	-71	-	dB
200ksps, 300-Hz input tone				
SINAD,SNDR - Signal-to-noise and distortion ratio				
Internal 4.3-V equivalent reference ⁽²⁾ , 200ksps,9.6-kHz input tone	-	60	-	dB
VDD as reference, 200ksps, 9.6-kHz input tone		63	-	dB
Internal 1.44-V reference, voltage scaling disabled,32 samples average,	-	69	-	dB
200ksps, 300-Hz input tone				
SFDR - Spurious-free dynamic range				
Internal 4.3-V equivalent reference ⁽²⁾ , 200ksps,9.6-kHz input tone	-	67	-	dB
VDD as reference, 200ksps, 9.6-kHz input tone	-	72	-	dB
Internal 1.44-V reference, voltage scaling disabled,32 samples average,	-	73	-	dB
200ksps, 300-Hz input tone				
Conversion time - Serial conversion, time-to-output, 24-MHz clock	-	50	-	Clock-cycles
Current consumption - Internal 4.3-V equivalent reference ⁽²⁾	-	0.66	-	mA
Current consumption - VDD as reference	G	0.75	<u>-</u>	mA
Reference voltage -	•			
VDDS as reference (Also known as RELATIVE) (input voltage scaling	- <	VDD	-	V
enabled)		9		
Input impedance -				
200 ksps, voltage scaling enabled. Capacitive input, Input impedance	-	>1	-	мΩ
depends on sampling frequency and sampling time				

⁽¹⁾ Using IEEE Std 1241™-2010 for terminology and test methods.

⁽²⁾ Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V.

⁽³⁾ No missing codes. Positive DNL typically varies from +0.3 to +3.5, depending on device.

⁽⁴⁾ For a typical example.






Figure 5: SoC ADC DNL vs ADC Code (Internal Reference)




Figure 6: SoC ADC INL vs ADC Code (Internal Reference)

5.5 Temperature Sensor

Table 8: Temperature Sensor (reference design with Tc = 25°C, VDD = 3.0 V, unless otherwise noted)

Parameter	Min	Туре	Max	Unit
Resolution	-	4	-	°C
Range	-40	-	+105	°C
Accuracy	-	±5	-	°C



Supply voltage coefficient ⁽¹⁾	-	3.2	-	°C /V
(1) Automatically compensated when using supplied driver librar	ies.			

5.6 Battery Monitor

Table 9: Battery Monitor (reference design with Tc = 25°C, VDD = 3.0 V, unless otherwise noted)

	Parameter	Min	Туре	Max	Unit
Resolution		-	50	-	mV
Range		1.8	-	3.8	V
Accuracy		-	13	-	mV

5.7 Synchronous Serial Interface (SSI)

Table 10: Synchronous Serial Interface (SSI) (Tc = 25°C, VDD = 3.0 V, unless otherwise noted.)

Parameter	Min	Type	Max	Unit
S1 t _{clk_per} (SSIClk period) - Device operating as SLAVE	12	-	65024	System
				clocks
S2 t _{clk_high} (SSIClk high time) - Device operating as SLAVE	-	0.5	-	t _{clk_per}
S3 t _{clk_low} (SSIClk low time) - Device operating as SLAVE	-	0.5	-	t _{clk_per}
S1 (TX only) t _{clk_per} (SSIClk period) -	4	-	65024	System
One-way communication to SLAVE Device operating as MASTER				clocks
S1 (TX and RX) t _{clk_per} (SSIClk period) -	8	-	65024	System
Normal duplex operation Device operating as MASTER				clocks
S2 t _{clk_high} (SSIClk high time) - Device operating as MASTER	-	0.5	-	t _{clk_per}
S3 t _{clk_low} (SSIClk low time) - Device operating as MASTER	_	0.5	-	t _{clk_per}
O O	1			
	C			
	Ö			
		(x)		
		· 0/		
		7		






Figure 7: SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement




Figure 8: SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer






Figure 9: SSI Timing for SPI Frame Format (FRF = 00), With SPH = 1

5.8 Switching Characteristics

Table 11: Switching Characteristics

Parameter	Min	Тур	Max	Unit
WAKEUP AND TIMING				
Idle → Active	->/	14	-	uS
Standby → Active	-	151	-	uS
Shutdown → Active		1015	-	uS



5.9 Power consumptions

Table 12: Power consumptions

Parameter	Test Conditions	Туре	Unit
	24MHz Off , 32.768KHz On	~42	
Discoverable	Advert interval 500mS , Uart Off	42	uA
Discoverable	24MHz Off , 32.768KHz On	~1.18	mΛ
	Advert interval 500mS , Uart On	1.16	mA
	Connection Interval 18mS		
	24MHz Off , 32.768KHz On		uA
LE Connection	Uart Off		
LE CONNECTION	Connection Interval 18mS		
	24MHz On , 32.768KHz On		mA
C.	Uart On		
UZ			

6. MSL & ESD

Table 13: MSL and ESD

Parameter	Test Conditions		
MSL grade:	MSL 3 ⁽¹⁾		
	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 ⁽²⁾	All pins	±2000V
ESD grade:	Charged device model (CDM) nor IESD33 C101(3)	XOCS	±250V
	Charged device model (CDM), per JESD22-C101 ⁽³⁾ All other pin		±500V

⁽¹⁾The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7. RECOMMENDED TEMPERATURE REFLOW PROFILE

Prior to any reflow, it is important to ensure the modules were packaged to prevent moisture absorption. New packages contain desiccate (to absorb moisture) and a humidity indicator card to display the level maintained during storage and shipment. If directed to bake units on the card, please check the Picture below and follow instructions specified by IPC/JEDEC J-STD-033.

Note: The shipping tray cannot be heated above 65°C. If baking is required at the higher temperatures displayed in the Picture below, the modules must be removed from the shipping tray.

Any modules not manufactured before exceeding their floor life should be re-packaged with fresh desiccate and a new humidity indicator card. Floor life for MSL (Moisture Sensitivity Level) 3 devices is 168 hours in ambient environment 30°C/60%RH.



Table 14: Recommended baking times and temperatures

	125°C Baking Temp.		125°C Baking Temp. 90°C/≤ 5%RH Baking Temp.		40°C/ ≤ 5%RH Baking Temp.		
MSL	Saturated @	Floor Life Limit	Saturated @	Floor Life Limit	Saturated @	Floor Life Limit	
IVISL	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @	
		30°C/60%		30°C/60%		30°C/60%	
3	9 hours	7 hours	33 hours	23 hours	13 days	9 days	

Feasycom surface mount modules are designed to be easily manufactured, including reflow soldering to a PCB. Ultimately it is the responsibility of the customer to choose the appropriate solder paste and to ensure oven temperatures during reflow meet the requirements of the solder paste. Feasycom surface mount modules conform to J-STD-020D1 standards for reflow temperatures.

The soldering profile depends on various parameters necessitating a set up for each application. The data here is given only for guidance on solder reflow.




Figure 10: Typical Lead-free Re-flow

Pre-heat zone (A) — This zone raises the temperature at a controlled rate, **typically 0.5 – 2 °C/s**. The purpose of this zone is to preheat the PCB board and components to $120 \sim 150$ °C. This stage is required to distribute the heat uniformly to the PCB board and completely remove solvent to reduce the heat shock to components.

Equilibrium Zone 1 (B) — In this stage the flux becomes soft and uniformly encapsulates solder particles and spread over PCB board, preventing them from being re-oxidized. Also with elevation of temperature and liquefaction of flux, each activator and rosin get activated and start eliminating oxide film formed on the surface of each solder particle and PCB board. **The temperature is recommended to be 150° to 210° for 60 to 120 second for this zone.**

Equilibrium Zone 2 (C) (optional) — In order to resolve the upright component issue, it is recommended to keep the temperature in 210 - 217° for about 20 to 30 second.

Reflow Zone (D) — The profile in the figure is designed for Sn/Ag3.0/Cu0.5. It can be a reference for other lead-free solder. The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint. The recommended peak temperature (Tp) is 230 $^{\sim}$ 250 $^{\circ}$ C. The soldering time should be 30 to 90 second when the temperature is above 217 $^{\circ}$ C.

Cooling Zone (E) — The cooling ate should be fast, to keep the solder grains small which will give a longer-lasting joint. **Typical cooling rate should be 4** °C.



8. MECHANICAL DETAILS

8.1 Mechanical Details

■ Dimension: 13mm(W) x 26.9mm(L) x 2.0 mm(H) Tolerance: ±0.1mm

■ Module size: 13mm X 26.9mm Tolerance: ±0.2mm
■ Pad size: 1mmX0.8mm Tolerance: ±0.1mm

■ Pad pitch: 1.5mm Tolerance: ±0.1mm





Figure 11: FSC-BT616V footprint



8.2 Host PCB Land Pattern and Antenna Keep-out for FSC-BT616V

Please check the picture below for Pad Structure and Keep Out Area:



9. HARDWARE INTEGRATION SUGGESTIONS

9.1 Soldering Recommendations

FSC-BT616V is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven and particular type of solder paste used. Consult the datasheet of particular solder paste for profile configurations.

Feasycom will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendation should be taken as a starting point guide.



9.2 Layout Guidelines(Internal Antenna)

It is strongly recommended to use good layout practices to ensure proper operation of the module. Placing copper or any metal near antenna deteriorates its operation by having effect on the matching properties. Metal shield around the antenna will prevent the radiation and thus metal case should not be used with the module. Use grounding vias separated max 3 mm apart at the edge of grounding areas to prevent RF penetrating inside the PCB and causing an unintentional resonator. Use GND vias all around the PCB edges.

The mother board should have no bare conductors or vias in this restricted area, because it is not covered by stop mask print. Also no copper (planes, traces or vias) are allowed in this area, because of mismatching the on-board antenna.




Figure 13: FSC-BT616V Restricted Area (Unit: mm)

Following recommendations helps to avoid EMC problems arising in the design. Note that each design is unique and the following list do not consider all basic design rules such as avoiding capacitive coupling between signal lines. Following list is aimed to avoid EMC problems caused by RF part of the module. Use good consideration to avoid problems arising from digital signals in the design.

Ensure that signal lines have return paths as short as possible. For example if a signal goes to an inner layer through a via, always use ground vias around it. Locate them tightly and symmetrically around the signal vias. Routing of any sensitive signals should be done in the inner layers of the PCB. Sensitive traces should have a ground area above and under the line. If this is not possible, make sure that the return path is short by other means (for example using a ground line next to the signal line).

9.3 Layout Guidelines(External Antenna)

Placement and PCB layout are critical to optimize the performances of a module without on-board antenna designs. The trace from the antenna port of the module to an external antenna should be 50Ω and must be as short as possible to avoid any interference into the transceiver of the module. The location of the external antenna and RF-IN port of the module should be kept away from any noise sources and digital traces. A matching network might be needed in between the external antenna and RF-IN port to better match the impedance to minimize the return loss.



As indicated in picture below, RF critical circuits of the module should be clearly separated from any digital circuits on the system board. All RF circuits in the module are close to the antenna port. The module, then, should be placed in this way that module digital part towards your digital section of the system PCB.




Figure 14: Placement the Module on a System Board

9.3.1 Antenna Connection and Grounding Plane Design




Figure 15: Leave 5mm Clearance Space from the Antenna

General design recommendations are:

- The length of the trace or connection line should be kept as short as possible.
- Distance between connection and ground area on the top layer should at least be as large as the dielectric thickness.
- Routing the RF close to digital sections of the system board should be avoided.
- To reduce signal reflections, sharp angles in the routing of the micro strip line should be avoided. Chamfers or fillets are preferred for rectangular routing; 45-degree routing is preferred over Manhattan style 90-degree routing.






Figure 16: Recommended Trace Connects Antenna and the Module

- Routing of the RF-connection underneath the module should be avoided. The distance of the micro strip line to the ground plane on the bottom side of the receiver is very small and has huge tolerances. Therefore, the impedance of this part of the trace cannot be controlled.
- Use as many vias as possible to connect the ground planes.

10. PRODUCT PACKAGING INFORMATION

10.1 Default Packing

a, Tray vacuum

b, Tray Dimension: 180mm * 195mm










Figure 17: Tray vacuum

10.2 Packing box(Optional)



^{*} If require any other packing, must be confirmed with customer

Figure 18: Packing Box

^{*} Package: 1000PCS Per Carton (Min Carton Package)



11. APPLICATION SCHEMATIC

