

FSC-BT690

BLE 5.1 Single Mode Bluetooth Module Datasheet

Version 1.2.1



Copyright © 2013-2021 Feasycom Technology. All Rights Reserved.

Feasycom Technology reserves the right to make corrections, modifications, and other changes to its products, documentation and services at anytime. Customers should obtain the newest relevant information before placing orders. To minimize customer product risks, customers should provide adequate design and operating safeguards. Without written permission from Feasycom Technology, reproduction, transfer, distribution or storage of part or all of the contents in this document in any form is prohibited.

Revision History

Version	Data	Notes	
1.0	2020/03/09	Initial Version	Fish
1.1	2020/08/20	Add product pictures, update descriptions, update application circuit	Devin wan
	Cr	diagrams (external EEPROM))	
1.2	2021/09/01	Update the description of PIN4-UART_RX, Pin5 UART_TX,	Devin wan
		and the application circuit diagram	
1.2.1	2021/10/12	1,Update the application description	Devin wan
		2, Storage: -40°C to +85°C	
		C	
		m Technology Co-Lity	

Contact Us

Shenzhen Feasycom Technology Co.,LTD

Email: sales@feasycom.com

Address: Rm 508, Building A, Fenghuang Zhigu, No.50, Tiezai Road, Xixiang, Baoan District, Shenzhen, 518102, China Tel: 86-755-27924639, 86-755-23062695



Contents

1.	IN	NTRODUCTION	4
2.	GI	GENERAL SPECIFICATION	5
3	н	ARDWARE SPECIFICATION	6
	3.1	L BLOCK DIAGRAM AND PIN DIAGRAM	6
	3.2	2 PIN DEFINITION DESCRIPTIONS	/
4.	Pł	PHYSICAL INTERFACE	8
	4.1	L POWER SUPPLY	8
	4.2	2 RESET	8
	4.3	GENERAL PURPOSE ANALOG IO	8
	4.4	GENERAL PURPOSE DIGITAL IO	8
	4.5	5 RF INTERFACE	9
	4.6	5 SERIAL INTERFACES	9
	4	4.6.1 UART	9
	4	4.6.2 I ² C Interface	10
5.	EL		
	Г 4		10
	5.1		10
	5.Z		11
	5.5		
6.	Μ	MSL & ESD	11
7.	R	RECOMMENDED TEMPERATURE REFLOW PROFILE	
0	54		13
о.	IVI		13
	8.1	I MECHANICAL DETAILS	13
9.	Н	IARDWARE INTEGRATION SUGGESTIONS	14
	91		14
	9.2	2 LAYOUT GUIDELINES (INTERNAL ANTENNA)	
	9.3	3 Layout Guidelines(External Antenna)	
	9	9.3.1 Antenna Connection and Grounding Plane Desian	
10). F	PRODUCT PACKAGING INFORMATION	16
	10.1	.1 Default Packing	16
	10.2	.2 PACKING BOX(OPTIONAL)	17
11	. 4	APPLICATION SCHEMATIC	



1. INTRODUCTION

Overview

FSC-BT690 is Bluetooth Low Energy 5.1(BLE5.1) Module. integrating a 2.4 GHz transceiver and an ARM® Cortex-M0+TM microcontroller with a RAM of 48 kB and a One-Time Programmable (OTP) memory of 32 kB. It can be used as a standalone application processor or as a data pump in hosted systems.

Very low active RF, MCU current and low-power mode current consumption provide excellent battery lifetime and allow for operation on small coin cell batteries and in energy-harvesting applications.

The BLE firmware includes the L2CAP service layer protocols, Security Manager (SM), Attribute Protocol (ATT), the Generic Attribute Profile (GATT), and the Generic Access Profile (GAP). All profiles published by the Bluetooth[®] SIG as well as custom profiles are supported.

The device is suitable for disposables, wireless sensor nodes, beacons, proximity tags and trackers, smart HID devices (stylus, keyboards, mice, and trackpads), toys, and medical and industrial applications.

Features

- 2.4-GHz RF Transceiver Compatible With Bluetooth low energy (BLE) 5.1
- Supports up to three BLE connections
- Typical cold boot to radio active 35 ms
- 16 MHz 32-bit ARM[®] Cortex-M0+ with
 SWD interface
- Dedicated Link Layer Processor
- AES-128 Encryption Processor
- 32 kB One-Time-Programmable (OTP)
- 48 kB Retainable System RAM

- Clock-less hibernation mode: 270 nA
- 10-bit ADC for battery voltage monitoring
- Built-in temperature sensor for die temperature monitoring
- TX: 3.5 mA, RX: 2.2 mA (system currents with DC-DC, VBAT_HIGH =3 V and 0 dBm)
- Programmable transmit output power from
 -19.5 dBm to +2.5 dBm
- -94 dBm receiver sensitivity
- Support SPI, UART, I2C interface
- Support the OTA upgrade
 - (Requires external SPI Flash or EEPROM)
- Operating Voltage:1.1V to 3.6V
- Operating Temperature: -40°C to +85°C

Application

- Medical applications
- Beacons
- Proximity tags and trackers
- Wearable devices
- Low power consumption devices
- Industrial appliances

Module picture as below showing



Figure 1: FSC-BT690 Picture



2. General Specification

Table 1: General Specifications

Categories	Features	Implementation
	Bluetooth Chip	Dialog DA14531
	Bluetooth Version	Bluetooth low energy 5.1
Wireless	Frequency	2.400 - 2.483.5 GHz
Specification	Transmit Power	-19.5 dBm to +2.5 dBm
	Receive Sensitivity	-94 dBm (Typical)
	Modulation	GFSK
		TX, RX,
		General Purpose I/O
	UART Interface	Default 115200,N,8,1
		Baudrate support from 1200 to 921600
S		5, 6, 7, 8 data bit character
· · · · · · · · · · · · · · · · · · ·	$\mathcal{T}_{\mathcal{O}}$	6(maximum – configurable) lines
	GPIO	Pull-up resistor (33 KΩ) control
Host Interface and	γ_{0}	Read pin-level
Peripherals	I2C Interface	2(configurable from GPIO total). Up to 400 kbps
		Analog input voltage range: 0.4V ~ 1.4V(or 2.4V) based on configure
	ADC Interface	Supports single 10-bit SAR ADC conversion
		2 channels (configured from GPIO total)
	-0/	Up to 200MSPS conversion
		2 PWM outputs
	PWM	Supports edge-alignment or center-alignment
		Supports fault detection
Drofilos	Class Bluetooth	No Support
FIDINES	Bluetooth Low Energy	GATT Client & Peripheral - Any Custom Services
Maximum		Supports up to three BLE connections
Connections		Ó
FW upgrade		J-Link -
Supply Voltage	Supply	1.1V ~ 3.6V
Power Consumption		1.6 uA (Sleep)
Physical	Dimensions	5.4mm X 5.8mm X 1.2mm; Pad Pitch 0.8mm
Environmental	Operating	-40°C to +85°C
Environmental	Storage	-40°C to +85°C
Miscellaneous	Lead Free	Lead-free and RoHS compliant
Miscellaneous	Warranty	One Year
Humidity		10% ~ 90% non-condensing
MSL grade:		MSL 3
ESD grada:	Human Body Model	±2000V
LOD graue.	Charged Device Model	±500V



3. HARDWARE SPECIFICATION

3.1 Block Diagram and PIN Diagram







3.2 PIN Definition Descriptions

Table 2: Pin definition

Pin	Pin Name	Туре	Pin Descriptions	Notes
1	GND	Vss	Power Ground	
2	PIO0/MOSI/RESET	I/O	Programmable input/output line	Note 1
			Alternative Function: Reset signal (active high)	
3	PIO1/CS	I/O	Programmable input/output line	Note 1
			Alternative Function: SPI_CS	
4	PIO5/SWDIO/UART_RX	I/O	Programmable input/output line	
			Alternative Function: UART_RX(Default)	
			Alternative Function: Debugging through the DATA line	
5	PIO2/SWDCLK/UART_TX	I/O	Programmable input/output line	Note
			Alternative Function: UART_TX(Default)	1,2
	0		Alternative Function: Debugging through the CLK line	
	S'A		Alternative Function: BT Status	
6	GND	Vss	Power Ground	
7	PIO4/SCLK	I/O	Programmable input/output line	Note 1
	0	5	Alternative Function: SPI_SCLK	
			Alternative Function: I2C_CLK	
8	PIO3/MISO	I/Q	Programmable input/output line	Note 1
		Y	Alternative Function: SPI_MISO	
			Alternative Function: I2C_DATA	
9	GND	Vss	Power Ground	
10	RF_OUT	RF	RF output. Impedance 50Ω	
11	GND	Vss	Power Ground	
12	GND	Vss	Power Ground	
13	GND	Vss	Power Ground	
14	GND	Vss	Power Ground	
15	GND	Vss	Power Ground	
16	GND	Vss	Power Ground	
17	GND	Vss	Power Ground	
18	VDD_L	Vdd	System supply	
19	LX	Vdd	Connection for the external DC-DC converter inductor.	
20	VDD_H	Vdd	Power supply voltage 1.1V ~ 3.6V	

Module Pin Notes:

Note 1	For customized module, this pin can be work as I/O Interface.
Note 2	BT Status Disconnected: Low Level; Connected: High Level.



4 PHYSICAL INTERFACE

Power Supply 4.1

The transient response of the regulator is important. If the power rails of the module are supplied from an external voltage source, the transient response of any regulator used should be 20µs or less. It is essential that the power rail recovers quickly.

4.2 Reset

Comprises a reset (RST) pad which is active high. It contains an RC filter with a resistor of 65 k Ω and a capacitor of 3.5 pF to suppress spikes. It also contains a 25 k Ω pull-down resistor. This pad should be driven externally by a field-effect transistor (FET) or a single button connected to VBAT. The typical latency of the RST pad is in the range of 2 µs.

General Purpose Analog IO 4.3

The FSC-BT690 is equipped with a high-speed ultra-low-power 10-bit general purpose Analog-to-Digital Converter (GPADC). It can operate in unipolar (single ended) mode as well as in bipolar (differential) mode. The ADC has its own voltage regulator (LDO) of 0.9 V, which represents the full-scale reference voltage.

- 10-bit dynamic ADC with 125 ns typical conversion time
- Maximum sampling rate 1 Msample/s 1
- $128 \times$ averaging; conversion time 1 ms, up to 11b ENOB **1**0
- Ultra-low power (20 uA typical supply current at 100 ksample/s) 100
- Two single-ended or two differential external input channels (GPIOs)
- Battery, DCDC outputs, and the internal VDD monitoring channels **1**20
- **Chopper function** 1
- Offset adjust
- Common-mode input level adjust 100
- Configurable attenuator: $1 \times$, $2 \times$, $3 \times$ and $4 \times$ 22
- Input shifter **1**....

General Purpose Digital IO 4.4

201091 CO.-1 Kg There are 6 general purpose digital IOs defined in the module. All these GPIOs can be configured by software to realize various functions, such as button controls, LED drives or interrupt signals to host controller, etc. Do not connect them if not use.

The I/O type of each I/O pins can be configured by software individually as Input or Push-pull output mode. After the chip is reset, the I/O mode of all pins is input mode with no pull-up and pull-down enable. Each I/O pin has an individual pull-up and pull-down resistor which is about 30 k Ω ~ 50 k Ω for VDD and Vss.



4.5 **RF Interface**

The Radio Transceiver implements the RF part of the BLE protocol. Together with the Bluetooth 5.1 PHY layer, it provides up to 93 dB RF link budget for a reliable wireless communication. All RF blocks are supplied by on-chip low-drop out-regulators (LDOs). The bias scheme is programmable per block and optimized for minimum power consumption.

- Single ended RFIO interface, 50Ω matched
- Alignment free operation
- -94 dBm receiver sensitivity
- Configurable transmit output power from -19.5 dBm up to 2.5 dBm
- Ultra-low power consumption
- Fast frequency tuning minimizes overhead

4.6 Serial Interfaces

4.6.1 UART

FSC-BT690 provides one channels of Universal Asynchronous Receiver/Transmitters (UART)(Full-duplex asynchronous communications). The UART Controller performs a serial-to-parallel conversion on data received from the peripheral and a parallel-to-serial conversion on data transmitted from the CPU.

This is a standard UART interface for communicating with other serial devices. The UART interface provides a simple mechanism for communicating with other serial devices using the RS232 protocol.

When the module is connected to another digital device, UART_RX and UART_TX transfer data between the two devices. The remaining two signals, UART_CTS and UART_RTS, can be used to implement RS232 hardware flow control where both are active low indicators.

This module output is at 3.3V CMOS logic levels (tracks VCC). Level conversion must be added to interface with an RS-232 level compliant interface.

Some serial implementations link CTS and RTS to remove the need for handshaking. We do not recommend linking CTS and RTS except for testing and prototyping. If these pins are linked and the host sends data when the FSC-BT690 deasserts its RTS signal, there is significant risk that internal receive buffers will overflow, which could lead to an internal processor crash. This drops the connection and may require a power cycle to reset the module. We recommend that you adhere to the correct CTS/RTS handshaking protocol for proper operation.

Table 3: Possible UART Settings

Parameter	Possible Values			
	Minimum	1200 baud (≤2%Error)		
Baudrate	Standard	115200bps(≤1%Error)		
	Maximum	921600bps(≤1%Error)		
Flow control		RTS/CTS, or None		
Parity		None, Odd or Even		
Number of stop bits		1 /1.5/2		
Bits per channel		5/6/7/8		



When connecting the module to a host, please make sure to follow .





4.6.2 I²C Interface

The I2C Interface is a programmable control bus that provides support for the communications link between Integrated Circuits in a system. It is a simple two-wire bus with a software-defined protocol for system control, which is used in temperature sensors and voltage level translators to EEPROMs, general-purpose I/O, and A/D and D/A converters.

- Two-wire I2C serial interface consisting of a serial data line (SDA) and a serial clock (SCL)
- Clock synchronization
- 32 locations deep transmit/receive FIFOs (32× 8-bit Rx and 32× 10-bit Tx)
- Master transmit and Master receive operation
- Slave transmit and Slave receive operation
- 7-bit or 10-bit addressing
- 7-bit or 10-bit combined format transfers
- Bulk transmit mode
- Default slave address of 0x055
- Interrupt or polled-mode operation
- Handles bit and byte waiting at both bus speeds
- Programmable SDA hold time
- DMA support

5. ELECTRICAL CHARACTERISTICS

5.1 Absolute Maximum Ratings

Absolute maximum ratings for supply voltage and voltages on digital and analogue pins of the module are listed below. Exceeding these values causes permanent damage.

St Co-lid

The average PIO pin output current is defined as the average current value flowing through any one of the corresponding pins for a 100mS period. The total average PIO pin output current is defined as the average current value flowing through all of the corresponding pins for a 100mS period. The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

FSC-BT690 Datasheet



Table 4: Absolute Maximum Rating

Symbol	Description	Min	Trp	Max	Unit
VDD	BT Input voltage	-0.2	-	3.6	V
VI	Input voltage	-0.2	-	3.6	V
VO	Output voltage	VSS	-	VDD_H	V
ТОР	Operating Temperature	-40	-	85	°C
TSTG	Storage Temperature	-40	-	85	°C

Note: Exceeding one or more of the limiting values may cause permanent damage to FSC-BT690. Caution: Electrostatic sensitive device, comply with protection rules when operating.

5.2 **DC Electrical Characteristics**

Table 5: Voltage and current

Symbol	Parameter	Min	Туре	Max	Unit	Test Conditions
V _{DD} -V _{SS} -	DC Power Supply	1.1	-	3.6	V	TA=25°C
T _A -	Operating Temperature	-40	25	+85	°C	-
11	Standby Current in Sleep mode	-	1.6	-	uA	48K+RCX
VOH	Output high level voltage	VDD-0.3		VDD	V	-
VOL	Output low level voltage	VSS		VSS+0.3	V	-
VIH	Input high level voltage	1.1	-	3.6	V	-
VIL	Input low level voltage	VSS	-	VSS+0.3	V	-

2

5.3 AC Electrical Characteristics

Table 6: RF

Symbol	Parameter	Min	Туре	Max	Unit
General frequency	-0/				
Fop	Operating frequency	2400	-	2483.5	MHz
Nсн	number of channels	<u> </u>	40	-	1
Transmitter		0			
PRF	Output power	-19.5	-	2.5	dBm
PBW	20dB Bandwidth for Modulated Carrier at 1Mbps	-0	1.5	-	MHz
Receiver					
RXSENS	Sensitivity (0.1%BER) @1Mbps	-	-94	-	dBm

6. **MSL & ESD**

Table 7: MSL and ESD

Parameter	Value	
MSL grade:	MSL 3	
ESD gradou	Human Body Model	±2000V
ESD glaue.	Charged Device Model	±2500V



7. RECOMMENDED TEMPERATURE REFLOW PROFILE

Prior to any reflow, it is important to ensure the modules were packaged to prevent moisture absorption. New packages contain desiccate (to absorb moisture) and a humidity indicator card to display the level maintained during storage and shipment. If directed to bake units on the card, please check the Picture below and follow instructions specified by IPC/JEDEC J-STD-033.

Note: The shipping tray cannot be heated above 65°C. If baking is required at the higher temperatures displayed in the Picture below, the modules must be removed from the shipping tray.

Any modules not manufactured before exceeding their floor life should be re-packaged with fresh desiccate and a new humidity indicator card. Floor life for MSL (Moisture Sensitivity Level) 3 devices is 168 hours in ambient environment 30°C/60%RH.

Table 8: Recommended baking times and temperatures

	125°C Baking Temp.		90°C/≤ 5%RH Baking Temp.		40°C/ ≤ 5%RH Baking Temp.	
MSL	Saturated @	Floor Life Limit	Saturated @	Floor Life Limit	Saturated @	Floor Life Limit
	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @
		30°C/60%		30°C/60%		30°C/60%
3	9 hours	7 hours	33 hours	23 hours	13 days	9 days

Feasycom surface mount modules are designed to be easily manufactured, including reflow soldering to a PCB. Ultimately it is the responsibility of the customer to choose the appropriate solder paste and to ensure oven temperatures during reflow meet the requirements of the solder paste. Feasycom surface mount modules conform to J-STD-020D1 standards for reflow temperatures.

The soldering profile depends on various parameters necessitating a set up for each application. The data here is given only for guidance on solder reflow.



Figure 5: Typical Lead-free Re-flow

Pre-heat zone (A) — This zone raises the temperature at a controlled rate, **typically 0.5 - 2 \degree C/s**. The purpose of this zone is to preheat the PCB board and components to $120 \degree 150 \degree C$. This stage is required to distribute the heat uniformly to the PCB board and completely remove solvent to reduce the heat shock to components.



Equilibrium Zone 1 (B) — In this stage the flux becomes soft and uniformly encapsulates solder particles and spread over PCB board, preventing them from being re-oxidized. Also with elevation of temperature and liquefaction of flux, each activator and rosin get activated and start eliminating oxide film formed on the surface of each solder particle and PCB board. The temperature is recommended to be 150° to 210° for 60 to 120 second for this zone.

Equilibrium Zone 2 (C) (optional) — In order to resolve the upright component issue, it is recommended to keep the temperature in $210 - 217^{\circ}$ for about 20 to 30 second.

Reflow Zone (D) — The profile in the figure is designed for Sn/Ag3.0/Cu0.5. It can be a reference for other lead-free solder. The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint. The recommended peak temperature (Tp) is 230 \sim 250 °C. The soldering time should be 30 to 90 second when the temperature is above 217 °C.

Cooling Zone (E) — The cooling ate should be fast, to keep the solder grains small which will give a longer-lasting joint. **Typical cooling rate should be 4** °**C**.

8. MECHANICAL DETAILS

8.1 Mechanical Details

- Dimension: 5.4mm(W) x 5.8mm(L) x 1.2 mm(H) Tolerance: ±0.2mm
- Module size: 5.4mm X 5.8mm Tolerance: ±0.2mm
- Pad size: 1mmX0.5mm Tolerance: ±0.1mm
- Pad pitch: 0.8mm Tolerance: ±0.1mm







9. HARDWARE INTEGRATION SUGGESTIONS

9.1 Soldering Recommendations

FSC-BT690 is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven and particular type of solder paste used. Consult the datasheet of particular solder paste for profile configurations.

Feasycom will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendation should be taken as a starting point guide.

9.2 Layout Guidelines(Internal Antenna)

It is strongly recommended to use good layout practices to ensure proper operation of the module. Placing copper or any metal near antenna deteriorates its operation by having effect on the matching properties. Metal shield around the antenna will prevent the radiation and thus metal case should not be used with the module. Use grounding vias separated max 3 mm apart at the edge of grounding areas to prevent RF penetrating inside the PCB and causing an unintentional resonator. Use GND vias all around the PCB edges.

The mother board should have no bare conductors or vias in this restricted area, because it is not covered by stop mask print. Also no copper (planes, traces or vias) are allowed in this area, because of mismatching the on-board antenna.



Figure 7: Restricted Area (Design schematic, for reference only. Unit: mm)

Following recommendations helps to avoid EMC problems arising in the design. Note that each design is unique and the following list do not consider all basic design rules such as avoiding capacitive coupling between signal lines. Following list is aimed to avoid EMC problems caused by RF part of the module. Use good consideration to avoid problems arising from digital signals in the design.

Ensure that signal lines have return paths as short as possible. For example if a signal goes to an inner layer through a via, always use ground vias around it. Locate them tightly and symmetrically around the signal vias. Routing of any sensitive



signals should be done in the inner layers of the PCB. Sensitive traces should have a ground area above and under the line. If this is not possible, make sure that the return path is short by other means (for example using a ground line next to the signal line).

9.3 Layout Guidelines(External Antenna)

Placement and PCB layout are critical to optimize the performances of a module without on-board antenna designs. The trace from the antenna port of the module to an external antenna should be 50Ω and must be as short as possible to avoid any interference into the transceiver of the module. The location of the external antenna and RF-IN port of the module should be kept away from any noise sources and digital traces. A matching network might be needed in between the external antenna and RF-IN port to better match the impedance to minimize the return loss.

As indicated in picture below, RF critical circuits of the module should be clearly separated from any digital circuits on the system board. All RF circuits in the module are close to the antenna port. The module, then, should be placed in this way that module digital part towards your digital section of the system PCB.



Figure 9: Leave 5mm Clearance Space from the Antenna

General design recommendations are:

9.3.1

The length of the trace or connection line should be kept as short as possible.



- Distance between connection and ground area on the top layer should at least be as large as the dielectric thickness.
- Routing the RF close to digital sections of the system board should be avoided.
- To reduce signal reflections, sharp angles in the routing of the micro strip line should be avoided. Chamfers or fillets are preferred for rectangular routing; 45-degree routing is preferred over Manhattan style 90-degree routing.



Figure 10: Recommended Trace Connects Antenna and the Module

Routing of the RF-connection underneath the module should be avoided. The distance of the micro strip line to the ground plane on the bottom side of the receiver is very small and has huge tolerances. Therefore, the impedance of this part of the trace cannot be controlled.

21091

Use as many vias as possible to connect the ground planes.

10. PRODUCT PACKAGING INFORMATION

10.1 Default Packing

a, Tray vacuum

b, Tray Dimension: 180mm * 195mm









- * If require any other packing, must be confirmed with customer
- * Package: 2000PCS Per Carton (Min Carton Package)

Figure 12: Packing Box



11. APPLICATION SCHEMATIC

